The seminar (on-line recording) kicked off with a discussion on how the implementation of hardware-based coherency in high-performance parallel compute environments is not new. The seminar quickly revealed that architects and designers of high-performance, heterogeneous, embedded multi-processing SoC’s, particularly those with one or more caches and when many masters share a single area of memory, now require robust specifications, design & verification tools and systems IP, to ensure their devices minimize off-chip memory transactions, while maximizing performance and power efficiency. The seminar then went on to explain why ARM has chosen to include Coherency Extensions within the AMBA 4 ACE specification and the audience was shown an example cache coherent compute sub-system.
The discussion mentioned above led to some open questions regarding cache coherency verification that were explored in detail.
- What are the challenges in the verification of coherency specifications?
- What strategies can be used to develop the methodology and VIP required for verification?
- Are the benefits of this verification methodology limited to ARM? How can users take advantage of this methodology?
The answers to these questions describe a novel method for modeling and verifying cache-coherent protocols using Jasper Design Automation technology. The collaboration between ARM and Jasper also resulted in the development of the interface-level VIP needed to verify RTL designs supporting the ACE protocol.
For more information on cache coherency and verification, please review:
- Webinar of the live seminar
- My earlier blog: Upgrading your Verification for Cache Coherency with Jasper!
- ARM technical blog: The two parts of coherency – data sharing and data movement
- ARM blog: Coherency: the key to boosting future tablets, smartphones and digital TVs
- Jasper whitepaper on cache coherency verification
- ARM whitepaper on cache coherency
Guest Partner Blogger:
Lawrence Loh, Vice President of Worldwide Applications Engineering at Jasper Design Automation, holds overall management responsibility for the company’s applications engineering and methodology development. Loh has been with the company since 2002, and was formerly Jasper’s Director of Application Engineering. He holds four U.S. patents on formal technologies. His prior experience includes verification and emulation engineering for MIPS, and verification manager for Infineon’s successful LAN Business Unit. Loh holds a BSEE from California Polytechnic State University and an MSEE from San Diego State.
ARM welcomes its wealth of Partners in the ARM Connected Community (CC) to submit guest blogs to be published on our multiple community blogs. If interested in participating please submit email inquiries to Tell.Us@arm.com.
The ARM Connected Community (CC) is an extensive ecosystem covering all aspects of ARM processor-based design, from chip implementation through to system and device design. The CC provides a platform for collaborative innovation, with multiple types of forums for members to work with one another, and with customers, to solve industry challenges, all with the purpose of enabling designers to focus on differentiating features and an accelerated time-to-market for ARM powered solutions.
0 Comments On This Entry
Please log in above to add a comment or register for an account
Kickin’ It Up in Austin at DAC’s 50th with ARM and its Partners
on May 22 2013 08:34 PM
ARM Cortex-A57 Test Chip on TSMC 16nm FinFET Process Optimizes Tools & Flows
on May 21 2013 08:48 AM
Seven tips for ARM Accredited Engineer exam success
on May 20 2013 09:22 AM
The Server in Your Hand - and the three new interfaces inside it
on May 09 2013 08:54 PM
A DATE with Computing Destiny
on Mar 18 2013 06:57 PM