Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: SoC Design - ARM Community

Jump to content

Kickin’ It Up in Austin at DAC’s 50th with ARM and its Partners

Posted by Lori Kate Smith,
22 May 2013
Leave Comment
Attached Image
It’s time again for the Design Automation Conference (DAC.) This year, we’re Kickin’ It Up in Austin and celebrating DAC’s 50th show. Based on the flurry of calls and emails from Partners, Austin won’t just be renowned for blues and BBQ (video) by the end of the first week in June. ARM and its Partners once again plan to play a dominant role at the leading EDA and chip design technical event.

ARM booth 931 will be hoppin’!
Proving how Smarter System Design through Integrated IP is possible, ARM will have demos that span our entire portfolio from ARM processor technologies and physical IP to tools that will help designers more quickly optimize these solutions for their designs. There might even be an announcement on new ...

Read Full Entry →

ARM Cortex-A57 Test Chip on TSMC 16nm FinFET Process Optimizes Tools & Flows

Posted by Guest Partner Blog,
21 May 2013
Leave Comment
Taking a major step forward for advanced-node semiconductor design, ARM and Cadence recently (April 4, 2013) announced the first implementation of an ARM® CortexTM-A57 processor on the TSMC 16nm FinFET manufacturing process. Here’s a closer look at this groundbreaking test chip project, which used a complete Cadence Encounter RTL-to-signoff flow, Cadence Virtuoso custom design platform, ARM Artisan® standard-cell libraries, and TSMC’s memory macros.

The overall goal of the project, according to Rahul Deokar, product marketing director at Cadence, was design acceleration. This aims to reduce the risk of a new process, facilitate the best possible power/performance for next-generation IP (ARM Cortex-A57 core in this...

Read Full Entry →

Seven tips for ARM Accredited Engineer exam success

Posted by David Abreu,
20 May 2013
Leave Comment
Last week, ARM published a series of new mock tests to help students prepare for the ARM Accredited Engineer (AAE) exam. I asked Chris Shore, ARM’s Training Manager, to suggest his top tips for students preparing for their big day. Here's what he came up with:

Attached Image

Chris Shore


1. Get familiar with the syllabus
The AAE syllabus describes all the subject areas you need to master before you take the AAE exam, including ARM architecture, software development, software optimization, system, software debug and implementation. It’s a great starting point for anyone wishing to understand what the AAE certification covers, but it is not a learning resource itself.

2. Check out the learning resources available
The ...

Read Full Entry →

The Server in Your Hand - and the three new interfaces inside it

Posted by Guest Partner Blog,
09 May 2013
Leave Comment
Do you love your smartphone? Is your tablet the best computer you’ve ever owned? If you’re like me, and nearly a billion other folks on the plant, the answer is a passionate YES! The evidence is everywhere: industry forecasts, customer showrooms, and your own most recent techno-philosophy hallway debate.

Given that emotion, you may be surprised to hear that everything you love about your smart device is going to get better – much better. In fact, you’ll soon have the power of a server in your hand.

The unexpected reason for this lies not in semiconductor technology, but in the adoption of 3 arcane chip interfaces. These interfaces are the keys to a new mobile device architecture with PC-like speed and mobile-friendly battery life. The interfaces are:
ARM’s AMBA® 4 AXI Coherency Extensions (...

Read Full Entry →

A DATE with Computing Destiny

Posted by John Goodacre,
18 March 2013
Leave Comment
I’m all set for my keynote at this year’s Design Automation & Test in Europe Conference (DATE), March 18-22, 2013, Grenoble, France. It will be a pleasure to return to one of the industry’s most stimulating events and to make what I believe will be an exciting contribution to the debate on Energy Efficiency.

One of the ‘Special Days’ at this year’s conference will focus on ‘High-Performance Low-Power Computing’ on March 20, an area that is bringing new challenges to the system design community. This Special Day will feature four sessions covering System approaches, IC Architecture approaches, Many-Core SoC approaches and Fabrication Technology approaches for Energy-Efficiency. I have been invited to deliver the keynote on Energy-Efficient Computing at 1:30pm.

I’m fortunate that my work at ARM and our heritage in low power, high performance – particularly in the mobile space, enables me to speak with a pretty long view of thi...

Read Full Entry →

Back to blog home →
  • (15 Pages)
  • +
  • 1
  • 2
  • 3
  • Last »
All company and product names appearing in the ARM Blogs are trademarks and/or registered trademarks of ARM Limited per ARM’s official trademark list. All other product or service names mentioned herein are the trademarks of their respective owners.
Maximise